CMOS Bridge Rectifier (CBR) using 0.18 Micron Technology for Energy Harvesting Applications

Roskhatijah Radzuan, Noriza Othman, Mohd Khairul Mohd Salleh *, Mustafar Kamal Hamzah

Faculty of Electrical Engineering
Universiti Teknologi MARA
40450 Shah Alam,
Selangor
Malaysia

Abstract - In this work, an input-powered AC/DC CMOS bridge rectifier (CBR) is proposed using 0.18 µm CMOS process. It is based on a simple bridge connected full wave rectifier, without an external dc voltage to turn-ON. The rectifier may be used for energy harvesting applications with a typical output of relatively low-amplitude input and low frequency of ac voltages. The proposed CBR achieves a maximum voltage efficiency of 96% with 1.0-V ac input amplitude and 50 Hz input frequency, delivering 1.22 mW of output power. The proposed CBR occupies an active area of 0.0054 mm² that is at least 58.5 % smaller than other reported solutions.

Keywords - Bridge-Rectifier; CMOS; Energy-Harvesting; Input-Powered; Miniaturized.

I. INTRODUCTION

The ever-increasing demand for portable and lightweight electronic devices has led to the decrease in the supply voltage magnitude requirement, which is dependent on batteries as a source of energy. The drawback in terms of the need for regularly charging or replacing batteries may be alleviated through the use of micro energy harvesters, resulting in lightweight and compact systems [1][2]. For that, a harvester requires converter AC to DC circuits to transform the generated alternate energy (normally in AC or RF form) into electrical energy of usable form (normally in DC form) [3][4].

A good rectifying circuit in this case needs to be chosen based on the suitability of its topology and its technology of implementation for mobile applications, i.e., lightweight, compact and efficient. Due to their inherent very low voltage applications (<3.0V), a low on-state resistance with associated low voltage drop are desirable characteristics for the system to be feasible. Thus, typical MOS diodes or even discrete Schottky diodes must be averted.

Many rectifier topologies have been reported since the proliferation of mobile applications; the simplest being the full-bridge rectifier with CMOS technologies for higher efficiencies with a reduction in a voltage drop. Other effort to reduce the size has seen work on 0.5 µm CMOS process [5] with the size of 0.013 mm². Further reduction in size becomes apparent when 0.35 µm CMOS process was involved [6], leading to 0.007 mm² area size.

In this work, an input-powered AC/DC CMOS bridge rectifier is proposed using 0.18 µm CMOS process. It is based on a simple bridge-connected full wave rectifier, without an external dc voltage to turn-ON. The rectifier may be used for energy harvesting applications with a typical output of relatively low-amplitude input and low frequency of ac voltages [7].
Typical high quality full-wave AC/DC rectifier uses a bridge topology employing 4 diodes as shown in Figure 2. However, the diode rectifier with high forward voltage drop (typically in the range of 0.7 V to 1.0 V) would reduce the power efficiency of the converter when implemented in low-voltage circuit. The output power and voltage in low power applications such as energy harvester devices are usually low, often only in microwatt to milli-watt range, necessitating voltage- and power-efficient converters.

Fig. 3 shows the switching sequences of the BR in six (6) states of operation. Note that, the diode is operating as a switch, thus the diodes in BR are turned on when \( V_{ac} > V_{th\_diode}, \) which is 0.7 V. Therefore, the input ac voltage must be bigger than 0.7 V to switch on the diode. The diodes are arranged in the different polarity to develop the full-wave rectifier sequences as shown in Fig.3(a).

From BR equivalent circuit, the voltage drop is leading the losses in the output voltage. Thus, the output voltage, \( V_{out} \) in the positive half-cycle of the input AC voltage in the rectifier circuit can be obtained using the following relationship:

\[
V_{out} = V_{AC} - V_{drop\_D1} - V_{drop\_D4}
\]

(1)

where \( V_{ac} \) is the AC voltage amplitude of the sinusoidal signal, while \( V_{drop\_D1} \) and \( V_{drop\_D4} \) represent the losses of diodes in BR. From equation (1), the input ac voltage, \( V_{ac} \) must be bigger than \( 2 \times V_{drop\_D4} \), which is 1.4 V.

Then, the output power, \( P_{out} \) and efficiency, \( \eta \) of the BR are given as [9]:

\[
P_{out} = \frac{V_{out}^2}{R_{load}}
\]

(2)

\[
P_{in} = \frac{1}{T} \int_0^T (V_{in}(t) \times I_{in}(t))dt
\]

(3)

From (2) and (3), the overall system efficiency is obtained as:

\[
\eta = \frac{P_{out}}{P_{in}} = \frac{V_{out}^2}{R_{load} \times T / \int_0^T (V_{in}(t) \times I_{in}(t))dt}
\]

(4)

IV. PROPOSED CMOS BRIDGE RECTIFIER (CBR)

To reduce the rectifier size, a single-stage CMOS Bridge Rectifier (CBR) is proposed as depicted in Fig. 4. It is implemented using 0.18-micron CMOS process technology; powered by its input AC voltage. It has only five (5) external connections; two (2) for the input, two (2) for the output and one (1) connected to ground (gnd).

The proposed CBR is targeted for low input AC voltage with an output DC voltage with low voltage drop. The working frequency is set at 50 Hz input with 1.0 V input ac voltage of operation. The proposed CBR functions to convert AC input voltage to a DC output.
Fig. 5 (a to f) shows the switching sequences of the CBR in six states of operation with switching algorithm defined in Table 1. The turning ON and OFF of the MOSFETs (R1 to R4) are based on the different potential of the gate-source voltage, \( V_{gs} \) and the threshold voltage, \( V_{th\_MOS} \). Note that, the NMOS is turned ON only when \( V_{gs} > V_{th\_MOS\_NMOS} \) while PMOS is turned ON only when \( V_{gs} < V_{th\_MOS\_PMOS} \).

**TABLE 1: CBR Switching Algorithm of MOSFETs in the Different States**

<table>
<thead>
<tr>
<th>Condition</th>
<th>State</th>
<th>Period</th>
<th>Time</th>
<th>( R_1 ) PMOS</th>
<th>( R_2 ) PMOS</th>
<th>( R_3 ) NMOS</th>
<th>( R_4 ) NMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{\alpha_{ac}(i)} &gt; V_{\alpha_{ac}(i)} )</td>
<td>1 ( P_{00} )</td>
<td>( T_{00} &lt; t &lt; T_{01} )</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 ( P_{01} )</td>
<td>( T_{01} &lt; t &lt; T_{02} )</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3 ( P_{02} )</td>
<td>( T_{02} &lt; t &lt; T_{10} )</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td>( V_{\alpha_{ac}(i)} &lt; V_{\alpha_{ac}(i)} )</td>
<td>4 ( P_{10} )</td>
<td>( T_{10} &lt; t &lt; T_{11} )</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5 ( P_{11} )</td>
<td>( T_{11} &lt; t &lt; T_{12} )</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6 ( P_{12} )</td>
<td>( T_{12} &lt; t &lt; T_{00} )</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td></td>
</tr>
</tbody>
</table>

DOI 10.5013/IJSSST.a.17.41.31
Fig. 6 shows the simulated waveforms of input ac voltages; $V_{in\_ac(\text{+})}$ and $V_{in\_ac(-)}$, together with $V_{rec\_dc}$ and $V_{GND}$ for the CBR circuit. Note that, the period of time from P00 to P02 is positive half-cycle of input ac source, while P10 to P12 is negative half-cycle of input ac source in CBR circuit.

At the initial of the period $t = T00$, when $V_{in\_ac(\text{+})} = 0$ and $V_{gs}$ of the MOSFETs are zero, thus the MOSFETs $P_{R1}$, $P_{R2}$, $N_{R3}$, and $N_{R4}$ in CBR circuit are turned OFF. When $V_{in\_ac(\text{+})} > 0$ in state 1, the $V_{gs}$ of the $P_{R1}$ is smaller than $V_{th\_MOS}$, thus the $P_{R1}$ is turned ON. Meanwhile, the $N_{R4}$ is turned OFF due to $V_{gs} < V_{th\_MOS}$. At $t = T01$ when $V_{in\_ac(\text{+})} > 0$, $V_{gs}$ of the $N_{R4}$ is higher than $V_{th\_MOS}$, thus the $N_{R4}$ is turned ON. During the interval, the $P_{R1}$ is turned OFF due to $V_{gs} > V_{th\_MOS}$. However, the $V_{in\_ac(\text{+})}$ is reduced after reaching the peak voltage at 1.0 V in state 2. Thus, at $T = T02$ when $V_{in\_ac(\text{+})} > 0$, $V_{gs}$ of the $N_{R4}$ is smaller than $V_{th\_MOS}$, caused the $N_{R4}$ to turn OFF. Meanwhile, the $P_{R1}$ is turned ON due to $V_{gs} < V_{th\_MOS}$ in state 3. In state 1, 2 and 3 the MOSFETs $P_{R2}$ and $N_{R3}$ are turned OFF due to the reverse-biased condition.

The operation of the CBR in the second half-cycle is similar to the first half-cycle, except that $P_{R2}$ and $N_{R3}$ are turning ON. When $V_{in\_ac(-)} > 0$ in state 4, the $V_{gs}$ of the $P_{R2}$ is smaller than $V_{th\_MOS}$, thus the $P_{R2}$ is turned ON. Meanwhile, the $N_{R3}$ is turned OFF due to $V_{gs} < V_{th\_MOS}$. At $t = T11$ when $V_{in\_ac(-)} > 0$, $V_{gs}$ of the $N_{R3}$ is higher than $V_{th\_MOS}$, thus the $N_{R3}$ is turned ON. During the interval, the $P_{R2}$ is turned OFF due to $V_{gs} > V_{th\_MOS}$. However, the $V_{in\_ac(-)}$ is reduced after reaching the peak voltage at 1.0 V in state 5. Thus, at $T = T12$ when $V_{in\_ac(-)} > 0$, $V_{gs}$ of the $N_{R3}$ is smaller than $V_{th\_MOS}$, causing the $N_{R3}$ to turn OFF. Meanwhile, the $P_{R2}$ is turned ON due to $V_{gs} < V_{th\_MOS}$ in state 6. In state 4, 5 and 6 the MOSFETs $P_{R1}$ and $N_{R4}$ are turned OFF due to the reverse-biased condition.

V. SIMULATION MODEL

In contrary to conventional full-wave rectifier topology, MOSFETs are used instead of diodes in the design. These MOSFETs reduce the undesirable power loss during forward bias due to the higher ON-state resistance associated with diodes; a constraint for low input AC voltage of AC-DC converter using CMOS technology [11]. However, the design of an equivalent rectifier based on MOSFET must consider other constraints due to the inherent drawback that includes: high leakage, low gate oxide breakdown, and larger area requirements. The proposed MOSFETs require large value of $W$ with the value of constant $k_1$, to achieve feasible $I_d$. Thus, the threshold voltage $V_t$ of the MOSFETs is reduced. An increase in the output power capacity and improvements in efficiency is expected.

The drain current gives the relationship between the threshold voltage and the size of $W$ and $L$, $I_d$, equation [12]:

$$I_d = \frac{k_1}{2} \left(\frac{W}{L}\right) \left(V'_{gs} - V_{th}\right)^2$$  \hspace{1cm} (5)

The dependence of drain current follows equation (5) to determine the size of MOSFETs required, taking into account the need to minimize the voltage drop and to increase the output power of the rectifier.

From (5), the size of $W$ can be written as:
where, \( \mu_n \) represents the surface electron mobility, while \((\varepsilon_0 \times \varepsilon_r)\) is known as permittivity of silicon dioxide and \(T_{ox}\) is the gate oxide thickness [13]. The size of \( L \) is constant at the minimum channel length, 0.18 \( \mu m \).

The threshold voltage of the MOSFET is given by:

\[
V_{th} = V_{TO} + KT_1 \left( \frac{T + 273}{T_{ref}} - 1 \right)
\]  

where \( V_{TO} \) is the zero-bias of threshold voltage, \( KT_1 \) is the temperature coefficient for threshold voltage, \( T \) is the default temperature and \( T_{ref} \) is the reference temperature of the model MOS device.

In schematic design, the \( W \) size of MOS devices, NMOS and PMOS were determined using equation (6). Subsequently the threshold voltage, \( V_{th,MOS} \) of MOS devices, NMOS and PMOS were formulated using equation (7). Table 2 shows a compilation of the \( W \) size of MOSFETs in CBR circuit.

<table>
<thead>
<tr>
<th>MOSFET</th>
<th>Type</th>
<th>W/L Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>P_R1, P_R2</td>
<td>PMOS</td>
<td>750/0.18</td>
</tr>
<tr>
<td>N_R3, N_R4</td>
<td>NMOS</td>
<td>750/0.18</td>
</tr>
</tbody>
</table>

### VI. IMPLEMENTATION OF CBR

![Die photo and detailed view for the CBR](image)

The proposed CBR circuit was designed and fabricated using 0.18 \( \mu m \) CMOS technology with the micrograph as shown in Fig. 8. The total active area for CBR circuit was 0.0054 mm\(^2\) (93 \( \mu m \times 58 \mu m \)). The I/O pads without ESD protection were used instead of ESD diodes to avoid short circuiting of input AC signal. The size I/O pad was 0.0025 mm\(^2\) (50 \( \mu m \times 50 \mu m \)) and the size between two I/O pads was 50 \( \mu m \).

![Block diagram of the experimental setup for CBR circuit](image)

Fig. 8. Die photo and detailed view for the CBR

Fig. 9 presents the block diagram of the experimental setup for CMOS bridge rectifier, CBR circuit. The function generator, Tektronix AFG 3252 provides an ac input voltage, \( V_{in} \) to the CBR circuit, which generates the dc output voltage, \( V_{out,dc} \) for load resistance, \( R_{load} \). The input and output currents were measured with the two Amprobe AM 520 digital multimeters. The input ac and output dc voltages were displayed using a Agilent DS081004B oscilloscope.

### VII. RESULTS AND DISCUSSION

#### A. Simulation Results of CBR

The characteristics of the CBR circuit in terms of electrical performances i.e. voltage efficiency and voltage drop with respect to the variation of the external parameters i.e. \( V_{in}, F_{in} \) and \( R_{load} \) are presented. In the first scenario, the effect of input voltage parameter, \( V_{in} \) to
the electrical performance was observed. Four sets of input voltages were chosen, which are 0.5 V, 1.0 V, 1.5 V and 2.0 V, while Fin and Rload are fixed at 50 Hz and 500 Ω, respectively. The minimum input voltage is set to 0.5 V which limited by the threshold voltage of the MOSFETs in the CBR. While the maximum input voltage is set to 2.0 V which considered not to beyond the gate-oxide breakdown voltage of the 0.18 µm CMOS technology.

The voltage efficiency, % \( \frac{V_{out\_dc}}{V_{in\_ac}} \) and voltage drop, \( V_{drop} \) for CBR circuit are simulated as shown in Fig. 10. It is seen that the input voltage \( V_{in} \) has clearly influence on the voltage efficiency as well as the voltage drop of the CBR circuit. As the input voltage \( V_{in} \) increased, the voltage efficiency increased to the optimize voltage efficiency while the voltage drop \( V_{drop} \) decreased. However, the different of the voltage efficiency and voltage drop between the varied input voltages at 1.0 V to 2.0 V were minimal.

In the second scenario, the effect of input frequency parameter, Fin to the electrical performance of the CBR circuit was observed. Four sets of input frequencies were chosen, which are 50 Hz, 100 Hz, 150 Hz and 200 Hz, while \( V_{in} \) and RLoad are fixed at 1.0 V and 500 Ω, respectively. The range of the input frequency is limited by the ac input frequencies from micro harvester generator which used previously.

It can be seen in Fig. 11, the simulated voltage efficiency and voltage drop of CBR circuit for all four different sets of input frequencies have shown variation of electrical performances. As Fin increases from 50 Hz to 150 Hz, the voltage efficiency reduced while the voltage drop increased. As such, it can be inferred that, Fin influences the voltage efficiency as well as the voltage drop of CBR circuit. However, the different of the voltage efficiency and voltage drop between the varied input frequencies were minimal.

Finally, the third scenario will see the effect of parameter load resistance, Rload on the electrical performance of CBR circuit when it was varied. Four different sets of value for Rload were chosen given by 0.5 kΩ, 1.0 kΩ, 1.5 kΩ and 2.0 kΩ while \( V_{in} \) and Fin are fixed at 1.0 V and 50 Hz, respectively. The minimum Rload is limited by the expected current flow through MOSFETs which discussed in previous chapter. Larger Rload decrease the output power of the CBR circuit.

It can be seen in Fig. 12, when Rload increased, the voltage efficiency increased while the voltage drop decreased leading to the efficient of CBR circuit. However, the changes of the voltage efficiency and voltage drop for variation Rload from 0.5 kΩ to 2.0 kΩ were minimal.

**B. Measurement Results of CBR**

For initial characterization purposes, a 50 Hz, 1.0 V amplitude sine wave from the function generator, Tektronix AFG 3252 is used as input ac source. The 0.5 kΩ load resistance is connected at the output of the CBR circuit.
The performance of the CBR circuit is measured and compared with the simulated response as depicted in Fig. 13. It can be seen that the measured output voltage of the CBR is successfully rectified. Furthermore, the output power of the CBR is varied with the output current. The output current range is measured from 0 to 1.8 mA. In Fig. 14, the measured output power of the CBR circuit was compared with simulated results. It can be seen that the measured output power is increased whilst the output current increased. With 1.0 kΩ of resistive load, the output power of 1.22 mW is obtained for an output current of 1.272 mA. However, the different of the simulated and measured output power between the varied output current were minimal. The measured response shows good rectifying performance with only 40 mV of voltage drop which is 4 % less than the input voltage.

Table 3 above shows the performance comparison for the CBR circuit with available topologies and technologies of CR for energy harvesting applications. The CBR circuit is implemented into 0.18 µm CMOS process to reduce voltage drop, thus increasing the output power of the whole system. The CBR circuit implemented into 0.18 µm CMOS technology has highest output power compared to 0.5 µm and 0.35 µm CMOS technologies. For comparison, the CBR circuit achieves the output power of 1.22 mW at output current of 1.272 mA which is higher than performed in [5][6].

On the other hand, the CBR circuit has obtained the higher voltage efficiency. With 50 Hz and 1.0 V ac input magnitude, the CBR circuit obtains the voltage efficiency of 96 % which is higher than performed in [5].

Meanwhile, the performance of the CBR circuit has shown good reducing size which important for low power applications such energy harvesters. For comparison, the proposed bridge rectifier produced the active area of 0.0054 mm2, which is small other than produced in [5] by 58.5 % size reduction.

**VIII. CONCLUSION**

An input-powered AC/DC CMOS bridge rectifier (CBR) has been presented for low power applications using 0.18 µm CMOS technology. Using such technology, the threshold voltage can be reduced, which in consequence, minimizing the voltage drop. Also, the width, W of MOSFETs in the CBR circuit can be made large enough and the channel length, L to its minimum value, to increase the output power of the CBR circuit. The measured results of the proposed CBR with 1.0 V amplitude input at 50 Hz input frequency is obtained the voltage efficiency of 96 % with the output power of 1.22 mW which higher than performance in previous studies. Furthermore, substantial reduction of the overall size of the circuit can be observed in the CBR layout as...
compared to other reported circuits. The topology, its design, and technique may be used for miniaturized applications such as micro-energy harvesters.

ACKNOWLEDGEMENTS

This work was supported by the Dana RMI Principal Investigator Support Initiative (PSI), Research Management Centre (RMC), Universiti Teknologi MARA (UiTM), Malaysia under the project number 600-RMI/DANA 5/3/PSI (177/2013) and scholarship of one of the authors was financed by from Ministry of Science, Technology and Innovation, Malaysia (MOSTI).

REFERENCES


